Alif Semiconductor /AE512F80F5582LS_CM55_HP_View /ANA /DCDC_REG2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DCDC_REG2

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (Val_0b000)TRIM_SS 0TRIM_ZCD 0 (Val_0)TRIM_RCOMP 0 (PFM_AUTO_SWITCH_EN)PFM_AUTO_SWITCH_EN 0 (PS_MODE)PS_MODE 0ONESHOT_L_CONT 0 (Val_0b0000)PHY_LDO_CONT 0TRIM_ONESHOT_CAP 0TRIM_GAIN_LSENSE 0 (DIS_MIN_TOFF)DIS_MIN_TOFF 0DCDC_XTAL_DIV_CONT 0 (DCDC_XTAL_DIV_EN)DCDC_XTAL_DIV_EN

PHY_LDO_CONT=Val_0b0000, TRIM_RCOMP=Val_0, TRIM_SS=Val_0b000

Description

DC/DC Control Register 2

Fields

TRIM_SS

Trim for soft start timing: Step: 5 us

0 (Val_0b000): 10 us

7 (Val_0b111): 45 us

TRIM_ZCD

Trim for PFM ZCD comparator offset voltage

TRIM_RCOMP

Trim for loop filter resistor.

0 (Val_0): shorts out loop resistor

1 (Val_1): enables loop resistor

PFM_AUTO_SWITCH_EN

When set to 1, DC-DC switches to PFM mode automatically. When cleared to 0, PFM mode is controlled by [PS_MODE] bit.

PS_MODE

Puts the DC-DC converter into PFM mode, with ultra low quiescent current. PFM_AUTO_SWITCH_EN bit must be 0.

ONESHOT_L_CONT

One-shot control

PHY_LDO_CONT

MIPI PHY LDO (LDO-6) output voltage control: Step: 20 mV

0 (Val_0b0000): 1.6 V

15 (Val_0b1111): 1.9 V

TRIM_ONESHOT_CAP

Trim one-shot capacitor

TRIM_GAIN_LSENSE

Trim Current Sense Gain. bit 4: sign bit (1: Positive, 0: Negative) Min: 01111: -25% Max: 11111: +25% Step: 1.6%

DIS_MIN_TOFF

Disable minimum Toff

DCDC_XTAL_DIV_CONT

High-frequency XTAL frequency divider division value: Fout = Fxtal / (2 x DCDC_XTAL_DIV_CONT)

DCDC_XTAL_DIV_EN

1 (Val_0x1): Enable DC-DC high-frequency XTAL frequency divider.

Links

() ()